Loading article…
Intel’s new Z‑Angle Memory (ZAM) patent promises up to 50% lower power than HBM4, targeting 2029 commercialization to cut AI data‑center costs.
Intel’s recently filed patent describes a “Z‑Angle Memory” (ZAM) architecture that could cut AI‑center power consumption by roughly half compared with current HBM4 solutions, a move that directly tackles the supply‑chain bottleneck created by reliance on Korean memory vendors [1].
| At a glance | |
|---|---|
| Power reduction claim | ~50% vs. HBM4 |
| Target commercialization | FY 2029 |
| Prototype launch | FY 2027 |
| Supply‑risk motive | Reduce dependence on Samsung, SK Hynix, Micron |
The ZAM design replaces the dense “honeycomb” of thousands of through‑silicon vias (TSVs) used in HBM stacks with a single central “trunk” that carries power and signals. Intel says this “Via‑in‑One” channel can increase effective DRAM storage area by more than 30% and shorten signal paths, which together lower latency and improve mechanical integrity [1]. By eliminating the TSV mesh, the architecture also acts as a vertical heat pipe, allowing heat to exit more efficiently and driving the projected 50% power cut.
SoftBank’s SAIMEMORY subsidiary, created in December 2024, is the corporate vehicle for ZAM development, with a prototype slated for fiscal 2027 and full commercialization aimed for fiscal 2029 [1]. Intel’s involvement is framed as a strategic hedge against the “single‑path” dependence on HBM, which currently concentrates capacity in three Korean firms and has driven DRAM prices up more than 200% since early 2025 [2]. The patent’s multi‑assembly, modular stacking approach is positioned as a de‑HBM path that could free AI servers from the cadence of Korean memory‑vendor capex cycles [1].
| Metric | Value |
|---|---|
| Expected power use vs. HBM4 | ~50% |
| Effective storage increase | >30% |
| Prototype target year | FY 2027 |
| Commercial launch target year | FY 2029 |
If ZAM delivers on its promises, it could reshape AI infrastructure by decoupling compute growth from the limited HBM supply chain, forcing a re‑evaluation of memory‑centric design assumptions that have dominated the sector for over a decade. The open question remains whether the architecture can scale to the volumes and yields required for mainstream data‑center deployment.
Coverage is mostly measured — 36 of 36 reports stay neutral.
Every Monday — the token unlocks, Fed dates & catalysts set to move crypto and markets this week. So you’re never blindsided.
Free · 3-min read · one-click unsubscribe
AI-assisted synthesis by the TrendWatcher Editorial Desk · sourced from 2 outlets · Jul 7, 2026 · How we report
Because Layer 1 designs that verify every transaction on‑chain limit throughput, leading to congestion, high fees, and slower confirmations as usage grows.
They process transactions off‑chain and then provide cryptographic proofs or compressed summaries to the Layer 1 chain, which validates and finalizes the state changes.
The sources describe state channels, which allow off‑chain trades between locked participants, and rollups, which bundle and execute transactions off‑chain before L1 verification.